

CLAIMS

1. A VLIW processor comprising:

first and second register file banks, said first register file bank comprising a first plurality of read ports, and said second register file bank comprising a second plurality of read ports;

first and second data path blocks, said first data path block comprising a first plurality of execution units, and said second data path block comprising a second plurality of execution units;

a first plurality of buses coupling said first plurality of read ports to each of said first and second data path blocks;

a second plurality of buses coupling said second plurality of read ports to each of said first and second data path blocks;

wherein an operand residing in said first plurality of read ports is concurrently accessed by said first plurality of execution units in said first data path block and by said second plurality of execution units in said second data path block.

2. The VLIW processor of claim 1 wherein an operand residing in said second plurality of read ports is concurrently accessed by said first plurality of execution units in said first data path block and by said second plurality of execution units in said second data path block.

3. The VLIW processor of claim 1 wherein each of said first and second plurality of execution units is selected from the group consisting of an ALU and a multiplier.

5 4. The VLIW processor of claim 1 wherein said first register file bank comprises a first plurality of write ports, and wherein said second register file bank comprises a second plurality of write ports.

10 5. The VLIW processor of claim 4 wherein a result of an operation performed in said first data path block is accessed only by said first plurality of write ports without being accessed by said second plurality of write ports.

15 6. The VLIW processor of claim 4 wherein a result of an operation performed in said second data path block is accessed only by said second plurality of write ports without being accessed by said first plurality of write ports.

20 7. A VLIW processor comprising:
a plurality of register file banks, each of said plurality of register file banks comprising a respective plurality of read ports;
a plurality of data path blocks, each of said plurality of data path blocks comprising a respective plurality of execution units;
a plurality of buses coupling said plurality of register file banks to each of said

plurality of data path blocks;

wherein an operand residing in each of said respective plurality of read ports is concurrently accessed by each of said respective plurality of execution units.

5 8. The VLIW processor of claim 7 wherein each of said respective plurality of execution units is selected from the group consisting of an ALU and a multiplier.

9. The VLIW processor of claim 7 wherein each of said plurality of register file banks comprises a respective plurality of write ports.

10 10. The VLIW processor of claim 9 wherein a result of an operation performed in one of said plurality of data path blocks is accessed only by one of said respective plurality of write ports.

15 11. A VLIW processor comprising:
first and second register file banks, said first register file bank comprising a first plurality of read ports, and said second register file bank comprising a second plurality of read ports;

20 first and second data path blocks, said first data path block comprising a first plurality of execution units, and said second data path block comprising a second plurality of execution units;

a first plurality of buses coupling said first plurality of read ports to each of said

first and second data path blocks;

a second plurality of buses coupling said second plurality of read ports to each of said first and second data path blocks;

wherein during a single clock cycle an operand residing in one of said first plurality of read ports is accessed by only one of said first plurality of execution units in said first data path block.

12. The VLIW processor of claim 11 wherein during said single clock cycle an operand residing in one of said first plurality of read ports is accessed by only one of said second plurality of execution units in said second data path block.

13. The VLIW processor of claim 11 wherein during said single clock cycle an operand residing in one of said second plurality of read ports is accessed by only one of said first plurality of execution units in said first data path block.

14. The VLIW processor of claim 11 wherein during said single clock cycle an operand residing in one of said second plurality of read ports is accessed by only one of said second plurality of execution units in said second data path block.

15. The VLIW processor of claim 11 wherein each of said first and second plurality of execution units is selected from the group consisting of an ALU and a multiplier.

16. The VLIW processor of claim 11 wherein said first register file bank comprises a first plurality of write ports, and wherein said second register file bank comprises a second plurality of write ports.

5

17. The VLIW processor of claim 16 wherein a result of an operation performed in said first data path block is accessed only by said first plurality of write ports without being accessed by said second plurality of write ports.

10 18. The VLIW processor of claim 16 wherein a result of an operation performed in said second data path block is accessed only by said second plurality of write ports without being accessed by said first plurality of write ports.

19. A VLIW processor comprising:
5 a plurality of register file banks, each of said plurality of register file banks comprising a respective plurality of read ports;
a plurality of data path blocks, each of said plurality of data path blocks comprising a respective plurality of execution units;
a plurality of buses coupling said plurality of register file banks to each of said
20 plurality of data path blocks;
wherein during a single clock cycle an operand residing in one of said respective plurality of read ports is accessed by only one of said respective plurality of execution

units.

20. The VLIW processor of claim 19 wherein each of said respective plurality of execution units is selected from the group consisting of an ALU and a multiplier.

5

21. The VLIW processor of claim 19 wherein each of said plurality of register file banks comprises a respective plurality of write ports.

22. The VLIW processor of claim 21 wherein during said single clock cycle an operand residing in one of said respective plurality of read ports is accessed by only one of said respective plurality of execution units.